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[571 ABSTRACT 
An apparatus and method for measuring the relative phase of 
echo signals in a multiple-echo system. A signal generator 
generates an exciting tone burst and subsequent tone bursts 
delayed in phase from the exciting tone burst. The exciting 
tone burst is gated into a transducer coupled to the multiple- 
echo system. Each subsequent tone burst is converted into a 
series of pulses. Each pulse triggers a samplelhold circuit to 
sample each echo signal. The samples of the echo signal are 
averaged and then compared to a reference value. The signal 
generator is controlled to vary the subsequent tone burst 
phase delay to determine for each echo signal a subsequent 
tone burst phase delay that causes the average of the samples 
of the echo signal to be substantially equal to the reference 
value wherein the determined subsequent tone burst phase 
delay is the phase delay of the echo signal with respect to the 
exciting tone burst. The control circuit then determines the 
difference in phase delay between echo signals to determine 
the relative phase delay of the echo signals. 
26 Claims, 4 Drawing Sheets 
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It is a further object of the present invention to provide a 
new and improved apparatus and method for measuring 
relative phase delay of echo signals in a multiple echo 
system that uses relatively fewer components than conven- 
It is yet another object of the present invention to provide 
a new and improved apparatus for measuring relative phase 
delay of echo signals in a multiple echo system and that 
costs less to manufacture than conventional phase measure- 
It is a further object of the present invention to provide a 
new and improved apparatus for measuring relative phase 
delay of echo signals in a multiple echo system in relatively 
less time than conventional devices. 
Still other objects and advantages of the present invention 
will in part be obvious and will in part be apparent from the 
specification. 
s tional devices. 
10 ment devices. 
SUMMARY OF THE INVENTION 
2o The above and other objects and advantages, which will 
be apparent to one of skill in the art, are achieved in the 
present invention which is directed to an apparatus and 
method for measuring the relative phase of echo signals in 
a multiple-echo system. A signal generator generates an 
2s exciting tone burst and subsequent tone bursts delayed in 
phase from the exciting tone burst. The exciting tone burst 
is gated into a transducer coupled to the multiple-echo 
system. Each subsequent tone burst is converted into a series 
of pulses. Each pulse triggers a samplehold circuit to 
30 sample each echo signal. The samples of the echo signal are 
averaged and then compared to a reference value. The signal 
generator is controlled to vary the phase delay of the 
subsequent tone bursts until the average of the samples of 
each echo signal is substantially equal to the reference value. 
3s Varying the phase delay in this manner results in the 
determination, for each echo signal, of a particular phase 
delay of the subsequent tone burst that causes the average of 
samples of the echo signal to be substantially equal to the 
reference value. The determined phase delay constitutes the 
40 phase delay of the echo signal with respect to the exciting 
tone burst. The control circuit then determines the difference 
in phase delay between echo signals to determine the 
relative phase delay of the echo signals. 
4s BRIEF DESCRIPTION OF THE DRAWINGS 
The features of the invention are believed to be novel and 
the elements characteristic of the invention are set forth with 
particularity in the appended claims. The figures are for 
illustration purposes only and are not drawn to scale. The 
invention itself, however, both as to organization and 
method of operation, may best be understood by reference to 
the detailed description which follows taken in conjunction 
with the accompanying drawings in which: 
FIG. 1 is a block diagram of the relative phase delay 
measurement apparatus of the present invention. 
FIG. 2 is a block diagram of a signal generator control 
circuit shown in FIG. 1. 
FIG. 3 is a block diagram of a signal generator shown in 
FIG. 4 is a timing diagram illustrating the timing rela- 
tionship of the phase offsets of the signals produced by the 
relative phase measurement system shown in FIG. 1. 
FIG. 5 is a timing diagram illustrating the timing rela- 
65 tionship of the signals produced by the relative phase 
measurement system shown in FIG. 1 and echo signals 
received from a multiple echo system. 
5u . 
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APPARATUS AND METHOD FOR 
MEASURING RELATIVE PHASE OF 
SIGNALS IN A MULTIPLE-ECHO SYSTEM 
The invention described herein was made by an 
employee of the United States Government and may be used 
by or for the Government for governmental purposes with- 
out the payment of any royalties thereon or therefor. 
This application claims the benefit of U.S. Provisional 
application Ser. No. 601022,523 filed on Jul. 18, 1996. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention is generally related to an apparatus 
and method for measuring the relative phase of echo signals 
in a multiple-echo system. 
2. Description of the Related Art 
A multiple-echo system or multiple-echo sample com- 
prises many signal paths that produce signals that are echoes 
of a signal burst inputted into the multiple-echo system. 
Such multiple-echo systems are also referred to as multiple- 
signal path systems. Each echo signal can be delayed by 
different amounts as a result of differences in signal path 
length, propagation velocity or both. It is often necessary to 
measure the relative phase delay of echo signals in order to 
determine the difference in lengths or propagation velocities 
of the respective signal paths that produced the echo signals. 
The need to measure relative phase delay typically arises 
in ultrasonic applications where it is sometimes necessary to 
measure ultrasonic lengths. One example is the measure- 
ment of the ultrasonic length of a bolt as it is tightened. 
Another example is the measurement of the thickness of a 
sample when part of the transmission is through an unstable 
medium such as turbulent water. There is also a need to 
effect relative phase delay measurements of ultrasonic 
lengths in biomedical applications. For example, it may be 
necessary to measure the thickness of the wall of the human 
heart while it is beating. In another example, it may be 
necessary to measure ultrasonic length when measuring 
intracranial pressure. 
Conventional devices used to measure relative phase 
delay of echo signals typically utilize analog phase shifters 
to effect shifting the phase of reference signals that are used 
in phase comparator circuitry. However, analog phase shift- 
ing significantly restricts the available range of phase shift, 
typically less than 360". Furthermore, analog phase shifters 
require careful calibration which is a time consuming pro- 
cess. Additionally, conventional devices for measuring rela- 
tive phase delay require significantly more circuitry in order 
to measure relative phase delay of more than two echo 
locations. As a result, the circuitry of such conventional 
devices is complex and consumes a relative high amount of 
power. Additionally, such conventional devices are costly to 
manufacture and repair. 
It is therefore an object of the present invention to provide 
a new and improved apparatus and method for measuring 
relative phase delay of echo signals in a multiple-echo 
system. 
It is another object of the present invention to provide a 
new and improved apparatus and method for measuring 
relative phase delay of more than two (2) echo signals in a 
multiple-echo system. 
It is another object of the present invention to provide a 
new and improved apparatus and method for measuring 
relative phase delay of echo signals in a multiple echo 
system with a relatively high degree of accuracy. 
5,771,204 
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DETAILED DESCRIPTION OF THE 
INVENTION 
In describing the preferred embodiments of the present 
invention, reference will be made herein to FIGS. 1-5 of the 
drawings in which like numerals refer to like features of the 
invention. 
Referring to FIG. 1, relative phase delay measurement 
system 10 of the present invention is shown. System 10 
comprises signal generator control circuit 12, signal genera- 
tor 14, switch 16, amplifier 18, squaring circuit 20, analog- 
to-digital converter (ADC) 22 and transducer 24. Transducer 
24 is attached or coupled to the multiple echo system 26 (or 
multiple signal path system). Transducer 24 converts elec- 
trical signals into acoustic signals in the multiple echo 
system and converts acoustic echo signals received from 
each signal path or echo location in system 26 into electrical 
signals. 
As will be explained in detail below, system 10 generates 
an exciting tone burst that is inputted into transducer 24. 
System 10 then generates subsequent tone bursts that are 
used to locate the received echo signals. This is accom- 
plished by varying the phase delay of the subsequent tone 
bursts. 
Referring to FIG. 2, signal generator control circuit 12 is 
shown in detail. Frequency number register 28 stores multi- 
bit frequency number 30 that represents the rate at which the 
phase changes and thus, the frequency of the exciting tone 
burst and all subsequent tone bursts. This is referred to as the 
operating frequency. Signal 30 is inputted into accumulator 
32 and becomes the initial accumulator value. Accumulator 
32 determines the phase of the tone bursts. A computer (not 
shown) resets accumulator 32 in order to initiate the entire 
sequence of steps described below. Preferably, the size of 
accumulator 32 is between 24 and 34 bits. In a preferred 
embodiment, the frequencies of the exciting tone burst and 
the subsequent tone burst are the same. However, in an 
alternate embodiment of the present invention, which is 
discussed in detail below, frequency number 30 is variable. 
System clock 34 is inputted into accumulator 32 and 
increments the accumulator value by the frequency number 
every clock pulse. Accumulator 32 outputs multi-bit signals 
36 and 38 on every clock pulse. Signal 36 comprises the 
least significant bits (LSBs) of the accumulator value and is 
referred to as the frequency enhancing bits. The frequency 
enhancing bits are used to increase the frequency resolution 
of the system. Signal 38 comprises the most significant bits 
(MSBs) of the accumulative value and is inputted into 
subtractor circuit 40. Phase offset count register 42 contains 
phase offset count 44 that is provided by the computer (not 
shown) and is inputted into subtractor circuit 40. Phase 
offset count 44 represents a predetermined phase delay. 
Phase offset count 44 is subtracted from multi-bit signal 
38 on each clock pulse of system clock 34. When system 10 
is powered up, i.e. initial conditions, the contents of accu- 
mulator 32 and phase offset count 44 are zero. Thus, the 
exciting tone burst, which is the first tone burst, is the 
reference phase. Subtractor circuit 40 subtracts phase offset 
count 44 from signal 38 to produce a current adjusted phase 
number 46. 
Referring to FIGS. 1 and 2, current adjusted phase num- 
ber 46 is comprised of a most significant group of bits that 
represent period number 48, and a least significant group of 
bits that represents fractional phase number 50. The number 
of bits allocated to period number 48 and fractional phase 
number 50 is determined by the system requirements, i.e. the 
required resolution, range, accuracy and processing speed. 
4 
The input bits of accumulator 32 corresponding to period 
number 48 are tied to a logic low or "0" and are not used to 
determine the operating frequency. Period number 48 rep- 
resents the number of periods of the operating frequency that 
s have occurred since the beginning of an exciting tone burst. 
Thus, period number 48 acts as a counter that counts the 
number of times that the phase of a tone burst cycles through 
360". Period number 48 determines the maximum phase 
delay that can be measured by system 10 which is repre- 
i o  sented by the formula: 
0MA,n2K, 
wherein K is the largest number of bits defining period 
number 48. If the value represented by phase offset count 44 
is greater than the value represented by signal 38, the 
subtraction operation yields a negative number. Negative 
numbers are mapped to a large, positive number. Thus, when 
the subtraction operation of subtractor 40 produces a nega- 
tive number, such negative number is mapped to a large, 
positive number. Therefore, period number 48 also becomes 
a large, positive number. The significance of this feature will 
be discussed in detail below. 
The least significant group of bits of signal 46 represents 
fractional phase number 50. Fractional phase number 50 
comprises P-bits which define a fraction of a period by 
which a tone burst may be delayed. For example, fractional 
phase number 50 may represent O", 45", 90°, BO", 135", 
BO", 270" or some other fraction of a 360" period or cycle. 
The P-bits that determine fractional phase number 50 deter- 
mine the minimum phase step which is represented by: 
1s . 
20 
2s 
30 
0sTEp=n12p-1 
Fractional phase number 50 is inputted into register 52. 
3s Register 52 is enabled or disabled by bi-state control 54 that 
is outputted by comparator 56. Control signal 54 has first 
and second states that enable and disable, respectively, 
register 52. Comparator 56 receives period number 48 and 
a predetermined maximum period number 58. Maximum 
40 period number 58 is represented by a multi-bit signal that is 
outputted by register 60 on every clock pulse of system 
clock 34. The computer (not shown) loads maximum period 
number 58 into register 60. Maximum period number 58 is 
the maximum number of periods or cycles of the frequency 
4s in a tone burst and therefore determines the width of the tone 
burst. If comparator 56 determines that period number 48 is 
less than maximum period number 58, comparator 56 out- 
puts control signal 54 with a first state to enable register 52 
to transfer P-bit fractional phase number 50 to signal gen- 
SO erator 14. When period number 48 becomes greater than 
maximum period number 58, comparator 56 outputs control 
signal 54 with a second state to disable register 52 thereby 
inhibiting transfer of fractional phase number 50. When 
register 52 is disabled, P-bit output 62 signal is zero. 
ss Referring to FIG. 3, signal generator 14 comprises 
memory device 64 and DAC (digital-to-analog converter) 
66. In a preferred embodiment, memory device 66 is an 
EPROM (eraseable programmable read-only-memory). 
EPROM 64 contains a P-bit look-up table that is used to 
60 produce a synthesized sine wave. Each fractional phase 
number 50, upon receipt of a system clock pulse, is mapped 
to a corresponding amplitude value of a sine wave that is 
stored in the look-up table. EPROM 64 outputs multi-bit 
signal 68 that represents the sine of fractional phase number 
65 50. For example, if fractional phase 50 represents 90°, then 
EPROM 64 outputs multi-bit signal 68 representing sin 
(90"). Signal 68 is inputted into DAC (digital-to-analog 
5,771,204 
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converter) 66. On every clock pulse of system clock 34, 
DAC 66 outputs signal 70 representing the analog repre- 
sentation of signal 68. Preferably, the phase step size, i.e. 
22.5", 45", 90°, etc., matches the phase resolution deter- 
mined by the effective bits in DAC 66. Thus, control circuit 
12 and signal generator 14 cooperate to digitally synthesize 
a sinusoidal waveform 70 until a tone burst having the 
maximum number of periods or cycles of the system fre- 
quency is produced. As described above, the maximum 
number of periods or cycles of the system frequency in the 
tone burst is defined by predetermined maximum period 
number 58. 
When period number 48 is greater than the number stored 
in register 60, comparator 56 disables register 52 which 
causes its P-bit 62 output to become zero. This zero-value 
signal 62 is inputted into EPROM 64. EPROM 64 
determines, via its look-up table, that sin(0) is zero. Thus, 
EPROM 64 outputs multi-bit signal 68 representing zero. 
When DAC 66 receives a zero-value multi-bit signal 68, 
DAC 66 outputs zero volts. This represents the d.c. (direct 
current) voltage level between tone bursts. DAC 66 may be 
configured to output a voltage level other than zero when it 
receives a zero-value multi-bit signal 68. 
Upon the first clock cycle after comparator 56 indicates 
period number 48 is greater than maximum period number 
58, control circuit 12 loads a new phase-offset count value 
44 into register 42. Any number of values can be sequen- 
tially loaded into register 42 and thus, any number of tone 
bursts can be produced. Once phase-offset count 44 is 
incremented, output signal 38 becomes less than the phase 
offset count 44. Thus, the resulting difference produced by 
subtractor 40 is a negative number. As described above, this 
negative number is mapped to a relatively large, positive 
number which becomes multi-bit 46. As a result, period 
number 48 (the MSBs of signal 46) is significantly greater 
than maximum period number 58. EPROM 64 then outputs 
multi-bit signal 68 representing sin(0) and DAC 66 outputs 
a zero-volt level. Period number 48 remains greater than the 
maximum period number 58 until output signal 38 of 
accumulator 32 becomes greater than the value of phase 
offset count 44. The time that elapses between the moment 
period number 48 becomes greater than the maximum 
period number 58 and the moment period number 48 first 
becomes less than maximum period number 58 is substan- 
tially equal to the time between tone bursts. 
If it is desired to measure the location of N echoes, then 
phase offset count register 42 will have N values stored 
therein. As shown in FIG. 4, these values are represented by 
OF,, OF,, OF, . . . 0,. The location of the exciting tone 
burst is represented by 0, and is always zero. As described 
in detail below, immediately after register 52 is disabled, 
OF, is loaded into phase offset count register 42. Accumu- 
lator 32 is not reset at this time, however, its value is known 
and is approximately O,+P, wherein Po is the width of the 
transmitted tone burst. Each of the remaining designations 
P,, P,, P,, . . . PN represent the width of a corresponding tone 
burst. OF,, will be constrained to be greater than O,+P, 
thereby forcing the subtraction function of subtractor 40 to 
produce a negative result. This constraint on OF, means that 
two tone bursts cannot be simultaneously produced. All the 
phase offset values  are constrained as follows: 
O,<O,,<O,,<O,,< . . . eo,. Thus, second tone burst 
cannot be produced before the first tone burst, the third tone 
burst cannot be produced before the second tone burst, etc. 
As a result of these constraints, when register 52 is disabled, 
the subtraction function of subtractor 40 produces a negative 
result. This negative result is mapped to a relatively large 
number as described above. 
6 
Referring to the voltage-versus-time graph of FIG. 5, 
control circuit 12 and signal generator 14 cooperate to 
produce first an exciting tone burst 72 in the manner 
described above. When exciting tone burst 72 is produced, 
s phase offset count 44 is set to zero and represents the 
reference phase. Exciting tone burst 72 is inputted into 
switch 16 (see FIG. 1). Control circuit 12 outputs control 
signal 74 which enables switch 16 to gate exciting tone burst 
72 into transducer 24. Transducer 24 converts exciting tone 
i o  burst 72 into an acoustic signal that is inputted into multiple- 
echo system 26. Transducer 24 receives echoes 75 of excit- 
ing tone burst 72 and converts these echoes into electrical 
signals. These electrical echo signals are then outputted to 
switch 16 via signal path 76. Switch 16 couples the echo 
is signals to the input of amplifier 18 which amplifies the echo 
signals. In a preferred embodiment, switch 16 is a high- 
isolation analog switch. The amplified echo signals are 
inputted into the signal input 78 of ADC 22. 
Referring again to FIG. 5,  after exciting tone burst 72 is 
20 produced, control circuit 12 and signal generator 14 coop- 
erate to generate subsequent tone burst SOU. Preferably, the 
width of exciting tone burst 72 is greater than the width of 
each subsequent tone burst SOU. In a preferred embodiment, 
the width of exciting tone burst 72 is 20% greater than the 
zs width of all subsequent tone bursts. Referring to FIGS. 1 and 
5, subsequent tone bursts 80a is inputted into squaring 
circuit 20 which converts subsequent tone burst 80a into a 
series of TTL (transistor-transistor-logic) or CMOS 
(complementary metal oxide semiconductor) level pulses 
30 82a. These pulses are also referred to generally as signal 80 
in FIG. 1. In a preferred embodiment, squaring circuit 20 is 
a Schmidtt-trigger logic device. The precise location of the 
edges of each pulse 82a is determined by the phase offset 
OF, of subsequent tone burst SOU. The temporal resolution 
3s is represented by: 
TRE,=i/(nFZn) 
wherein F is the system operating frequency as determined 
by frequency number 30 stored in register 28 and system 
40 clock 34, and n is the number of effective bits of DAC 66. 
Pulses 82a trigger the samplehold circuitry in ADC 22 to 
effect sampling of echo signal 75. Either the leading or 
trailing edge of pulses 82a can be used to trigger the 
samplehold circuitry of ADC 22. Thus, echo signal 75 is 
4s precisely sampled at times T,, determined by either leading 
or trailing edges of pulses 82. For purposes of describing the 
present invention, FIG. 5 shows echo signals 75 being 
sampled on the leading edges 83a of pulses 82a. The 
samplehold circuit of ADC 22 outputs waveform 84. The 
SO other circuitry of ADC 22 then converts waveform 84 into 
multi-bit signal 87 which is inputted into accumulator 89. 
As shown in FIGS. 1 and 2, control signal 54 and the 
output pulses 82 of squaring circuit 20 are also inputted into 
accumulator 89. Pulses 82 act as a clock to synchronize the 
ss input and output of digital signals 87 and 88a-n, respec- 
tively. To simplify the ensuing discussion, signals 88a-n are 
also referred to generally as signal 88. When control signal 
54 disables register 52, accumulator 89 outputs signals 
88a--n that represent the summation of the echo-signal 
60 samples produced by each subsequent tone burst. Signals 
88a-n are inputted into registers 90a-n, respectively, 
wherein register 9011 stores the summation of samples of the 
Nth echo signal. Accumulator 89 is then reset to zero. For 
example, if one subsequent tone burst produces samples 
65 S,.,, accumulator 89 outputs the summation of these 
samples (S,+S,+S,+S,) to register 90a when register 52 is 
disabled. Similarly, if another subsequent tone burst pro- 
5,771,204 
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As described above, the average of the samples of the 
echo signal is substantially equal to the reference value, e.g. 
zero, when the zero-crossings of that particular echo signal 
are substantially aligned with the zero-crossings of the 
s leading (or trailing) edges of the pulses outputted from 
circuit 20. When a phase delay or phase offset is determined 
for each echo signal, the relative phase offset between any 
pair of echo signals may be determined. The difference in 
phase delay or phase offset between a pair of echo signals 
i o  yields a precise measurement of the phase difference 
between the echo signals. This phase difference has an 
accuracy represented by: 
Ab=l/inZ"-% radians. 
duces samples S,.,,, accumulator 89 outputs the summation 
of these samples (S,+S,+S,+S,S,,) to register 90b when 
register 52 is disabled. Finally, the summation of samples 
produced by the last subsequent tone burst is outputted to 
register 9011 when register 52 disabled. After all subsequent 
tone bursts have been produced, the computer reads sum- 
mation values 88a-n stored in registers 90a-n, respectively. 
Summation values 88a-n constitute the average of the 
samples of each echo signal. 
The computer then determines if the average values 
88a-n stored in registers 90a-n, respectively, are equal to a 
predetermined or reference value. In a preferred 
embodiment, the reference value is substantially zero. The 
echo signals 75. Thus, in a preferred embodiment, echo 
signals 75 have a 
determines that average values 88a-n are not equal to zero, In an alternate embodiment, system 10 of the present 
the computer adjusts or increments the values stored in invention may be modified to measure repetitive Doppler 
phase offset count register 42. shifts that may occur in any cyclic system. In such a cyclic 
Since phase offset count 44 stored in register 42 has been system, the frequency of the return echoes are slightly 
incremented, period number 48 now has a value that pro- 20 different then the frequency of transmitted exciting tone 
duces a subsequent tone burst 80b that is offset or delayed burst 72. To effect measurements of Doppler shifts, system 
in phase from exciting tone burst 72 by OF,. 0, represents 10 is configured so that when phase offset count 44 stored in 
a number of periods (or phase delay) that is greater than the register 42 is adjusted, the frequency number in register 28 
previous number of periods OF,. For example and referring is adjusted as well so as to adjust the frequency of the 
to FIG. 5,  the previous phase offset or phase delay is zs subsequent tone bursts. The frequency of the subsequent 
represented by OF, and the current, larger phase delay is tone bursts is varied until the zero-crossings of the echo 
represented by OF,. Thus, the phase delay or phase offset of signals and the series of pulses (see pulses 82a or 82b in 
the subsequent tone bursts is increased by AOF which is the FIG. 5)  are aligned. When the zero crossings of these signals 
difference between OF, and OF,. As shown in FIG. 5,  OF, are aligned, the frequencies of the subsequent tone bursts 
and OF, are measured between the start of exciting tone 30 and the echo signal are the same. The difference between the 
burst 72 and the subsequent tone burst. Referring to FIGS. first and last sampled voltage of the echo signal is used a 
1 and 5,  subsequent tone burst 80b produced at the end of feedback signal to adjust the frequency of the subsequent 
offset OF, is inputted into squaring circuit 20 and converted, tone bursts. 
as described above, into a series of TTL or CMOS pulses In a further embodiment, system 10 is modified to mea- 
82b. Since subsequent tone bursts 80b are offset by 0, 35 sure nonlinearities that create harmonics in the echo signals. 
leading edges 83b are shifted in time. As a result, ADC 22 This is accomplished by measuring the amplitude of the 
now samples echo signal 75 at different points in time, Ts2. echo signals as a function of phase through 360" and then 
The steps described above are repeated until a phase offset taking a FFT (Fast Fourier Transform) of the series of 
or phase delay is produced that shifts the pulses outputted by harmonics. The first sixteen (16) harmonics can be measured 
circuit 20 (pulses 82a or 82b) in time such that the zero- 40 with a sixteen (16) point Fast Fourier Transform of sixteen 
crossings of the amplified echo signal at ADC input 78 and (16) voltage measurements every Hi8 radians. 
the zero-crossings of pulses outputted from circuit 20 are System 10 may be operated in a display mode in which 
substantially aligned. For example and referring to FIG. 5,  the number of cycles of the subsequent tone burst is set to 
ADC 22 is configured so that it samples the amplified echo one (1) and the phase offset count is incremented at regular 
signal 75 on the leading edge 83b of each pulse 82b. 45 intervals as the result of the analog-to-digital conversion is 
Adjusting the phase delay of OF, has resulted in the zero- monitored. Such a configuration would result in a voltage- 
crossings of echo signal 75 and pulses 82b being substan- versus-time (or phase at a particular frequency) display of 
tially aligned. As a result of this alignment, ADC 22 samples the received echo signal. Thus, echo signals can be located 
echo signal 75 at the points of the echo signal that have and inspected with no additional equipment or circuitry. 
substantially zero amplitude. Therefore, each sample of echo SO System 10 can be fabricated on a single printed circuit 
signal 75 will have a zero value. Accumulator 89 therefore board and either installed directly into a computer or con- 
will determine the average (or summation) of the samples to nected to a computer through an external port. Only a single 
be zero. As a result, the computer now determines that BNC connector would be needed on the card or external box 
average value 88 is equal to the reference value (which is in addition to the computer interface. 
zero in this case). The computer then stores the current phase ss Commercially available programmable logic chips can 
offset value (which is now OF,) and assigns it to the allow relative phase measurements of as many as four (4) 
particular sampled echo signal which originated from a echo signals. Furthermore, commercially available high- 
specific signal path or echo location in the multiple-echo accuracy and high-stability clocks and DACs can effect 
system. The process described above is performed on each precise phase measurements. As a result of the reduction in 
offset 0, until a tone burst phase delay is determined for 60 hardware complexity, system 10 of the present invention is 
each echo signal of each echo location or signal path in the smaller in size than conventional phase measurement sys- 
multiple-echo system wherein such particular offset phase tems. Furthermore, system 10 of the present invention 
delay causes the average of samples of the echo signal to be consumes less power and costs less than conventional phase 
substantially equal to the reference value. The determined measurement devices. 
subsequent tone burst phase delay constitutes the phase 65 While the present invention has been particularly 
delay of the echo signal with respect to the exciting tone described, in conjunction with a specific preferred 
burst. embodiment, it is evident that many alternatives, modifica- 
reference value is substantially equal to the d.c. offset of the 
I \ ,  
offset voltage, If the computer is wherein n is the number of effective bits of DAC 66. 
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tions and variations will be apparent to those skilled in the 
art in light of the foregoing description. It is therefore 
contemplated that the appended claims will embrace any 
such alternatives, modifications and variations as falling 
within the true scope and spirit of the present invention. 
Thus, having described the invention, what is claimed is: 
1. An apparatus for measuring the relative phase of echo 
a signal generator generating an exciting tone burst and 
subsequent tone bursts delayed in phase from the 
exciting tone burst, the exciting tone burst driving a 
transducer coupled to the multiple-echo system; 
a circuit for converting the subsequent tone bursts into a 
series of pulses; 
a sampleihold circuit triggered by each pulse of the series 
of pulses to sample echo signals received through the 
transducer; and 
a control circuit for (1) averaging the samples, (2) con- 
trolling the generator to vary the subsequent tone burst 
phase delay to determine for each echo signal a sub- 
sequent tone burst phase delay that causes the average 
of the samples of the echo signal to be substantially 
equal to the reference value, the determined subsequent 
tone burst phase delay being the phase delay of the echo 
signal with respect to the exciting tone burst, and (3) 
determining the difference in phase delays between 
echo signals to determine the relative phase delay of the 
echo signals. 
2. The apparatus according to claim 1 further comprising 
a switch for gating the exciting tone burst to the transducer. 
3. The apparatus according to claim 1 further comprising 
an amplifier for amplifying the echo signals. 
4. The apparatus according to claim 1 wherein the sample/ 
hold circuit comprises an analog-to-digital converter having 
a trigger input receiving the series of pulses and a signal 
input receiving the echo signals. 
5. The apparatus according to claim 1 wherein the sample/ 
hold circuit is configured to sample the echo signals on the 
leading edge of each pulse in the series of pulses and the 
control circuit varies the phase delay of the subsequent tone 
bursts until the zero-crossings of the leading edge of each 
pulse of the series of pulses are substantially aligned with the 
zero-crossings of a particular echo signal. 
6. The apparatus according to claim 1 wherein the sample/ 
hold circuit is configured to sample the echo signals on the 
trailing edge of each pulse in the series of pulses and the 
control circuit varies the phase delay of the subsequent tone 
bursts until the zero-crossings of the trailing edge of each 
pulse of the series of pulses are substantially aligned with the 
zero-crossings of a particular echo signal. 
7. The apparatus according to claim 1 wherein the signal 
generator comprises a digital frequency synthesizer. 
8. The apparatus according to claim 1 wherein the gen- 
erator comprises circuitry for varying the frequency and 
phase delay of the subsequent tone bursts, and the control 
circuit controls the signal generator to vary the frequency 
and phase delay of the subsequent tone burst until the 
averaged samples of each echo signal are substantially equal 
to the reference value, the frequency of the subsequent tone 
burst substantially matching the frequency of a particular 
echo signal when the average of the samples of that echo 
signal are substantially equal to the reference value. 
9. The apparatus according to claim 1 further comprising 
additional circuitry for sampling each echo signal as a 
function of its phase, and performing a Fast Fourier Trans- 
form on the samples to measure nonlinearities that produce 
harmonics in that particular echo signal. 
signals in a multiple-echo system, comprising: 
10 
10. An apparatus for measuring the relative phase of echo 
a digital frequency synthesizer for generating an exciting 
tone burst and subsequent tone bursts delayed in phase 
from the exciting tone burst; 
a transducer for converting the exciting tone burst into an 
acoustic signal and coupling the acoustic signal to the 
multiple-echo system, and converting each acoustic 
echo signal of each echo path into a received electrical 
echo signal; 
a switch for gating the exciting tone burst to the trans- 
ducer and for receiving the echo signals from the 
transducer; 
an amplifier for amplifying the echo signals received from 
IS the switch; 
a circuit for converting subsequent tone bursts into a 
series of pulses; 
an analog-to-digital converter triggered by each pulse of 
the series of pulses to sample each amplified echo 
a control circuit for (1) averaging the samples, (2) com- 
paring the average to a reference value, (3) controlling 
the generator to vary the subsequent tone burst phase 
delay to determine for each echo signal a subsequent 
tone burst phase delay that causes the average of the 
samples of the echo signal to be substantially equal to 
the reference value, the determined subsequent tone 
burst phase delay being the phase delay of the echo 
signal with respect to the exciting tone burst, and (4) 
determining the difference in phase delay between echo 
signals to determine the relative phase delay of the echo 
signals. 
11. An apparatus for measuring the relative phase of echo 
means for generating an exciting tone burst and subse- 
quent tone bursts delayed in phase from the exciting 
tone burst; 
means for converting the exciting tone burst into an 
acoustic signal and coupling the acoustic signal to the 
multiple-echo system, and converting each acoustic 
echo signal of each echo path into a received electrical 
echo signal; 
means for converting each subsequent tone burst into a 
means for sampling echo signals, the sampling means 
being triggered by an edge of each pulse of the series 
of pulses; and 
means for (1) averaging the samples, (2) comparing the 
average to a reference value, (3) controlling the gen- 
erator to vary the subsequent tone burst phase delay to 
determine for each echo signal a subsequent tone burst 
phase delay that causes the average of the samples of 
the echo signal to be substantially equal to the reference 
value, the determined subsequent tone burst phase 
delay being the phase delay of the echo signal with 
respect to the exciting tone burst, and (4) determining 
the difference in phase delay between echo signals to 
determine the relative phase delay of the echo signals. 
12. A method of measuring relative phase of echo signals 
(a) generating (1) an exciting tone burst for input into a 
transducer coupled to the multiple-echo system and (2) 
subsequent tone bursts delayed in phase from the 
(b) converting each subsequent tone burst into a series of 
signals in a multiple-echo system, comprising: 
5 
20 signal; and 
2s 
30 
signals in a multiple-echo system, comprising: 
3s 
40 
4s series of pulses; 
so 
5s 
60 
in a multiple-echo system, comprising the steps of  
65 exciting tone burst; 
pulses; 
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(c) sampling echo signals received from the transducer 
according to sampling times determined by an edge of 
each pulse in the series of pulses; 
(d) averaging the samples of each echo signal; 
(e) comparing the average of the samples to a predeter- 
mined value; 
( f )  controlling the generator to vary the subsequent tone 
burst phase delay to determine for each echo signal a 
subsequent tone burst phase delay that causes the 
average of the samples of the echo signal to be sub- 
stantially equal to the reference value, the determined 
subsequent tone burst phase delay being the phase 
delay of the echo signal with respect to the exciting 
tone burst; and 
(g) determining the difference in phase delay between 
echo signals to determine the relative phase delay of the 
echo signals. 
13. The method according to claim 12 wherein generating 
step (a) includes the step of gating the exciting tone burst to 
the transducer. 
14. The method according to claim 12 further comprising 
the step of amplifying the echo signals prior to sampling step 
15. The method according to claim 12 wherein sampling 
step (c) comprises sampling the echo signals on the leading 
edge of each pulse in the series of pulses. 
16. The method according to claim 12 wherein sampling 
step (c) comprises sampling the echo signals on the trailing 
edge of each pulse in the series of pulses. 
17. The method according to claim 15 wherein controlling 
step ( f )  comprises the step of controlling the signal generator 
to vary the phase delay of the subsequent tone burst until the 
zero crossings of the leading edges of each pulse in the series 
of pulses are substantially aligned with the zero-crossings of 
a particular echo signal. 
18. The method according to claim 16 wherein controlling 
step ( f )  comprises the step of controlling the signal generator 
to vary the phase delay of the subsequent tone burst until the 
zero crossings of the trailing edges of each pulse in the series 
of pulses are substantially aligned with the zero crossings of 
a particular echo signal. 
19. The method according to claim 12 further comprising 
the step of storing the phase delay echo signal. 
20. The method according to claim 12 further comprising 
the step of varying the frequency of the subsequent tone 
bursts until the average of the samples of each echo signal 
is substantially equal to the reference value, the frequency of 
the subsequent tone burst being substantially equal to the 
frequency of a particular echo signal when the average of the 
samples of that echo signal are substantially equal to the 
reference value. 
21. The method according to claim 20 wherein the vary- 
ing step comprises varying the frequency of the subsequent 
tone burst until the zero-crossings of an edge of each pulse 
in the series of pulses are substantially aligned with the 
zero-crossings of the particular echo signal. 
22. The method according to claim 12 further comprising 
the steps of  
sampling each echo signal as a function of the phase of 
that echo signal; and 
performing a Fast Fourier Transform of the samples of the 
echo signal to measure nonlinearities that produce 
harmonics in the particular echo signal. 
( 4 .  
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23. A method of measuring relative phase of echo signals 
(a) generating (1) an exciting tone burst for input into a 
transducer coupled to the multiple-echo system and (2) 
subsequent tone bursts delayed in phase from the 
exciting tone burst; 
in a multiple-echo system, comprising the steps of  
5 
(b) gating the exciting tone burst to the transducer; 
(c) converting each subsequent tone burst into a series of 
pulses; 
(d) amplifying the echo signals received from the trans- 
ducer; 
(e) sampling the amplified echo signals according to 
sampling times determined by an edge of each pulse in 
10 
15 the series of pulses; 
( f )  averaging the samples of each echo signal; 
(g) comparing the average of the samples to a reference 
value; 
(h) controlling the generator to vary the subsequent tone 
burst phase delay to determine for each echo signal a 
subsequent tone burst phase delay that causes the 
average of the samples of the echo signal to be sub- 
stantially equal to the reference value, the determined 
subsequent tone burst phase delay being the phase 
delay of the echo signal with respect to the exciting 
tone burst; 
20 
25 
(i) storing the phase delay of each echo signal; and 
(j) determining the difference in phase delay between 
echo signals to determine the relative phase delay of the 
24. A method of measuring relative phase of echo signals 
in a multiple-echo system using a relative phase measure- 
ment system having a signal generator for generating an 
exciting tone burst and subsequent tone bursts delayed in 
35 phase from the exciting tone burst, a transducer for convert- 
ing the exciting tone burst into an acoustic signal and 
coupling the acoustic signal to the multiple-echo system and 
converting each acoustic echo signal of each echo path into 
a received electrical echo signal, a squaring circuit for 
40 converting each subsequent tone burst into a series of pulses, 
a samplehold circuit triggered by each pulse of the series of 
pulses to sample each received echo signal, and a control 
circuit for (1) averaging the samples, (2) comparing the 
average to a reference value, (3) controlling the generator to 
45 vary the subsequent tone burst phase delay to determine for 
each echo signal a subsequent tone burst phase delay that 
causes the average of the samples of the echo signal to be 
substantially equal to the reference value, the determined 
subsequent tone burst phase delay being the phase delay of 
the echo signal with respect to the exciting tone burst, (4) 
determining the difference in phase delay between echo 
signals to determine the relative phase delay of the echo 
signals, the method comprising the steps of  
(a) generating (1) an exciting tone burst for input into the 
transducer and (2) subsequent tone bursts delayed in 
phase from the exciting tone burst; 
(b) converting each subsequent tone burst into a series of 
pulses; 
(c) sampling echo signals received from the transducer 
according to sampling times determined by an edge of 
each pulse in the series of pulses; 
30 echo signals. 
55 
6o 
(d) averaging the samples of each echo signal; 
(e) comparing the average of the samples to a predeter- 
( f )  controlling the generator to vary the subsequent tone 
burst phase delay to determine for each echo signal a 
65 mined value; 
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subsequent tone burst phase delay that causes the 
average of the samples of the echo signal to be sub- 
stantially equal to the reference value, the determined 
subsequent tone burst phase delay being the phase 
delay of the echo signal with respect to the exciting s 
tone burst; and 
(g) determining the difference in phase delay between 
echo signals to determine the relative phase delay of the 
echo signals. 
25. The method according to claim 24 further comprising 10 
each pulse in the series of pulses are substantially aligned 
with the zero-crossings the particular echo signal. 
26. The method according to claim 24 further comprising 
the steps of: 
sampling each echo signal as a function of the phase of 
that echo signal; and 
Performing a Fast Fourier Transform of the samples ofthe 
echo signal to measure nonlinearities that produce 
harmonics in the particular echo signal. 
the step of varying the phase delay and frequency of the 
subsequent tone burst until the zero-crossings of an edge of * * * * *  
